A Low Power Robust Cascade Error Detection in High Level Function Verification-RCED

R. Dhanagopal*, V. Krishnamurthy** and A. Rajaram***

ABSTRACT

In this paper, a functional verification method gives the complete detection of errors and to resolve it. In the variation of timings, probes are inserted to test the different cells automatically. To overcome the issues, the modified Hamming code algorithm is implemented. The error automatically determines by inserting the probes in the error detected area and it be corrected automatically by using proposed method. For the testing purpose, shift register cells are taken to test and identify the errors in advanced high level verification method. Timed simulation results from high level synthesis using Cadence made the supported behavioural level modelling are presented in the proposed work. The test results show the performance of the cells with high performance operated in a Cadence tool.

Keywords: Error Detection; Hamming Code; Power consumption; Verification Function;

1. INTRODUCTION

The fast growth of communication media has so many processes to sending information from transmitting end to receiving end. The sending data’s are stored in the register cells, but the transmission of data was not easy in transmission protocols. Particularly, in VLSI devices the transmission process has consumed more power and high heat dissipation even though a semi conductor devices. Also, the sending data has been damaged or error occurred in the protocol. These errors made the system to malfunction from their end. Register cells side error made the much more tedious for the system to function. So these errors are to be rectified. Even though so many algorithms are framed to control the errors and major robustness in the devices enlargement in data sending made the system to function error. Network is responsible for the sending of the data, for this registers cells and semiconductor enclosed devices are major parts in sending the data. While sending the data from one place to other errors occurred with high heat dissipation. This should be over come from the designing of the new algorithms.

Error is corrected for the reliable operation of the network. Different coding techniques be employed to improve the efficiency of the system. From this source coding plays a major role in controlling of the errors in VLSI devices. This code made more reliable in data transmission process of the system. In the different noisy environment this coding technique made the system to function in low power also to avoid the errors in the data transmission techniques.

An error-correcting code deliberates the bits of multiple parity check that are put in storage in memory with the word data. Parity bit is stated as each check bit in the data word for a group of bits. When data entrance back from the storage it will holding the every set parity check bit for calculation. If it improves the parity for all sets, it designates that no error demonstrable has followed. If freshly created the value of
parity more than a one then it is improper, a fashionable pattern known a syndrome outcome which influence is capable to identify the fault in which bit.

A single error arises when changing the bits value from 1 to 0 or vice versa while stored or if it mistakenly modifications during a functions of write or read. If the identification of error bit specific, then the error can be corrected by supplementing the inaccurate bit.

In the proposed methods with the new algorithm of Hamming codes triple modular techniques are employed. Codes are for the detection and correction of the errors in transmission part and triple modular techniques made the device to function in the low power state also to avoid the high heat dissipation of the system.

The paper is organised in a section wise according to continue the process of improving the performances of the proposed system than the existing system. Section II consider with the survey of the design improvement of the circuit with various scheme or methods. Section III describes the proposed system in detail and section IV present with the simulation of the proposed system and the evaluation of performances. Finally Section V is with concluding the work.

2. RELATED WORK

In this section the survey related to the error detection and protection is discussed. Chen et al., [2014] introduced a system based on the Confidence-Driven Computing (CDC) for an adaptive protection along with nondeterministic errors. To attain high reliability and faster adaptation, this system checking the confidence and uses the fine-grained temporal redundancy. It was mainly scaled CMOS and deeply extended the analysis due to transient faults and soft errors. After that, Early Checking (EC) method was presented to accomplish independent error assessment for efficient performance and improved flexibility. The CDC model was evaluated with real-time error injection by applying Sample-based field-programmable gate array. It was decreased the fluctuating error and improved the reliability of the system. Also, the EC scheme combined in a 45-nm CMOS for cost estimation and it attained 19% of limited energy overhead. But, it has high power consumption.

Hing-Kit Kwan et al., [2013] presented a dual mode digital-control based power converter of combining 3V-to-5V step-up based Switched-Capacitor (SC). Here, the feedback process circuit was used for analog to digital converter due to the less power consumption. As well as, it examines and transfers the voltage outcome to a digital controller process. In a pulse-skipping mode, the control loop functions are measured via loading light and similarly. After that, it works in a Frequency Modulation Mode (FMM) based on a oscillator of numerically controlled with substantial loading, whose swapping frequency differs from 31.25 kHz to 1 MHz. The controller needs a count of gate with less than 300 with multiplier less implementation.

A total active area of 0.23 mm2 is occupied by whole design. From silicon measurement, the design provides a controlled 5 V output with a current outcome between 3 V supply to 25 mA with a 330-nF external flying capacitor, providing a power outcome larger than 100 mW and the load parameter is 0.14%. It realized efficiency of 80% or exceeding on regular under various conditions loading is accomplished. Stability analysis and dynamic feature of the SC converter are offered in the FMM.

You et al., [2012] proposed and evaluated a multihop transmission system based on Detect-and-Forward (DF) relay protocol with Network Coding (NC) for two-way relay channels. In this process, initially, the odd relays perform hard detection, next forward the detected signals to the next hop, while the even relays perform NC on the detected signals from the different two adjacent nodes and transmit them to the next hop. By separating the network into multiple two-hop subsystems, this system developed closed-form expressions for Bit Error Rate (BER) in flat Rayleigh fading channels. The proposed scheme results are given as lower bound and asymptotic expression based on an accurate upper bound of the end-to-end
Signal-to-Noise Ratio (SNR). It is demonstrated that the proposed system has the same asymptotic BER performance and an effective throughput evaluated with the conventional bidirectional relay system based on four transmission phases and the proposed scheme is efficient for practical wireless communication.

Cho et al., [2012] offered an Error Resilient System Architecture (ERSA) based robust system to develop efficient applications based on the Recognition, Mining and Synthesis (RMS) along with error inherent flexibility, less cost and make sure great degrees of suppleness. ERSA was improved the performance for common resolution applications using the consistency model with less cost, but it couldn’t unmanageable to faults. While an RMS application in data low-order bits to errors is familiar, such applications effecting on hardware error-prone substantially damages output reputation.

The proposed ERSA attains great error elasticity to errors of greater order bit and mechanism of errors flow using a sensible grouping of the subsequent key concepts: 1) asymmetric consistency in several-core structural design, 2) optimizations of intellectual software and error-resilient model at the probabilistic core applications. Error injection investigates on an ERSA hardware prototype multicore display that, level at actual great error charges of 20 errors/flip-flop/108 cycles, ERSA sustains 90% of improved correctness, together with insignificant influence on implementation time, for the applications of probabilistic like K-Means clustering, LDPC decoding and Bayesian network implication. Also, validate the ERSA effectiveness in standing greater charges of static errors memory that are distinctive of evolving tasks associated to SRAMVccmin issues and unpredictable bit errors.

Crop et al., [2011] reviewed challenges of new design in Moore’s law ascending and it was waited to dual transistor density of each machinery generation. In this system, Dissimilarity considered as one of the very important issues, generally in swapping delays, it describes deviances in the performance of transistors output. These complex delays cover the regular and immoral of whole activities of a circuit. Commonly, to provide somewhere to stay the most horrible case of delay circuits are intended but they attractive actual imperfect in their enactment benefits.

Consequently, it permitting for a regular case adapted to design and is hopeful outcome, continuing the bound of presentation development over future generations. However, to preserve correctness, the system required on the fly mechanisms to prevent, notice and resolve violations. Such mechanisms are explores in this system, and permitting the growth of circuit presentation under cumulative differences. Also, hypothetical error finding techniques is accessible along with mechanisms of recovery and deliberating their facility to function under great dissimilarities together with sub-threshold process.

Das et al., [2009] offered a strategy RazorII, which outfits a flip-flop with in situ appreciation and architectural modification of difference-prompted delay errors. Established on flagging spurious transitions the fault is noticed in the node of state-holding latch. The accessible design logically notices record SER and logic. The planned system executed a 64-bit processor in 0.13 mum technologies, which expenditures RazorII for tolerance of SER and dynamic variation supply. Safety limitations are excluded and procedure at the argument of major disaster of the processor using DVS based RazorII. This scheme verified and calculated 32 changed dies and 33% energy savings gotten over traditional DVS using RazorII for control of voltage supply.

Richter et al., [2008] presented a technique to solve the issue of reducing triple bit error mis-correction for Double-Error-Detecting codes (DED) and Single-Error-Correcting (SEC) and it was protect all kinds of memory alongside errors. In this process, the lower bound for usually used class of odd-weight column codes was attained and actual codes are presented, which are close to theoretical bound. It has attained efficient outcomes along with shortened generalized Hamming codes. In this single and double error detecting code, 32-bit and 7-bit information’s determined with an optimal (39,32) and it has risk less triple bit mis-correction of any linear code and also evaluated for codes with 64 and 128 bits information. Then, the single and double ED codes with Double Bit Error Correction Capabilities (DAEC) was evaluated and reduced
the risk of a non-adjacent double bit errors mis-correcting with result of 27-34% compared with other codes.

Lee et al., [2006] studied a controlled charge pump circuit is recognized in a 3.3-V 0.13-/spl mu/ m CMOS technology. It exploits are flex pumping system control to voltage supply output of lesser ripple and speed start-up via decoupling ripple outcome and start-up time. It composed of two approaches, an unconscious pumping control current and an automatic manage scheme of pumping frequency. According to voltage result, the former mechanically regulates the pumping driver size to decrease ripple voltage.

The Voltage-Controlled Oscillator (VCO) is used to manage the period of the pumping. The VCO outcome frequency differs between 400 kHz to 600 kHz via managing the contribution VCO bias voltage. While provided that 30 mA of load current, the model chip brings controlled 4.5-V voltage output from a supply of 3.3 V by a 330 nF flying capacitor. The efficiency power is better than 70% at the series of current load from 1 to 30 mA. Analytical model of ripple voltage and time recovery is planned suggesting a sensible agreement by simulation outcome of SPICE.

Chen & Hsiao presented a review of error-correcting codes for computer semiconductor memory applications. It is described the structure of four classes of error-correcting codes suitable for semiconductor memory designs, and provided each class of codes the number of ensure bits required for commonly used data lengths. Also discussed the error correction implementation and error detection implementation, and discussed algorithms which spreading the error-correcting ability for the soft errors correction like á-particle-induced faults are examined.

R.W.Hamming [1950] studied a large number of operations performed without a single error in the end result. In a telephone central office, This problem of doing things right on a large scale is not essentially new, for instance, a very large number of operations are achieved while the errors leading to wrong numbers are kept well under control, while they have not been completely reduced. It has been achieved, through the use of self-checking circuits. The infrequent failure that escapes routine checking is still detected through the customer and it perseveres; result in customer complaint, though if it is transient it will give only occasional wrong numbers. Together, the rest of the central office functions suitably.

Conversely, in a digital computer, a single failure usually makes the complete failure, if it is detected no more computing can be done until the failure is located and corrected, even as if it escapes detection then it invalidates all subsequent operations of the machine. Also, in a telephone central office there are a number of parallel paths which are more or less independent of each other; in a digital machine there is usually a single long path which passes through the same piece of equipment, many times before the answer is obtained.

3. PROPOSED METHOD

In this proposed system, a new way is presented by optimizing the hamming code to detect and correct the errors. In this way, the triple modular scheme also used to eliminate the power of all circuits as well as transfer the power to the model and its only uses the system function. In this functioning of the system, this is advancement for used space purpose with less power consumption. In the stipulated functional area, Parity schemes are used to correct the errors. It is evaluated from the given below circuit shown in fig 1. It shows the triple modular circuits and the four flip flops are used to design the register cells. In this transmitter side, 8*8 structure cells are considered as output end, and it is used among the data transmitting network. The order of cells in serial manner, Bits are added in parity and clocks set the time to done the process, if process done in earlier time compared than fixed time, then remaining time kept into zero state and it reduced the 20% of the power loss in this system.
In this system, at receiving end, frame structure is created and the simulation of output is showed in Cadence tool. If adding the parity bit to the system, then checked error has been occurred or not and it noticed by hamming algorithm design. Accordingly the observation of the hamming code generator functioning, the proposed circuit is designed in digital way. In the error detection, Low significant bits are mainly used and to develop the system and operate without any errors. Codes are written based on the detection and correction of the error in the device.

3.1. Transmitter methodology

Triple modular is a technique is used in many digital circuits which involve high cost in terms of circuit area, power consumption. This enable error detection, correction of the register contents using the properties of the error codes. The input data’s given to a register is given from the external source of the medium. From the existing system of serial shift register, Parallel shift registers are introduced. Paralleled designed shift register use highly low power compared to the existing techniques of the low power devices. Parallel mode registers of their operation in system be less complex with soft error with the detection of the error at easy task. Double modular technique is used to overcome from the feedback usage of the registers for the safer operations. Fig [2] shows the structure of transmitter and receiver.

Operation: Five input section in the structure made the overall control operation. Input at the low voltage and clock controls are controlled by using this input. When all the input section are reset to zero at the initial state then all the values in flip flop cells are checked correspondingly. Then the analogy operation write operation is done in the first part of the register cells. Then the address values are transferred from each cell to the xor gates, which in turn given to flip flops.
Here, the region where transmitter section gives the data which consists of the error signals mixed with it. For rectifying this code circuit is given in the ground region for the overall control of the circuit. Parity operation is done in this circuit with the terminal results. Parity of the register cells are identified at first then the data are checked correspondingly that to be stored in the register cells.

### 3.2. Parity calculation for error correction

For the correction of the errors with the power minimization the most used Hamming code with the modified algorithm is used. The modification includes m type of the parity bits are added with the n type of the data with the summation of all numbers (input) included in the system. Bit positions are numbered for the identification of the correct order in the transmitting area. The bit position is reversed in order with the cells in order of $4^k$ from n number to the 1.

Let us consider the bit position order given to the system with the systematic order.

<table>
<thead>
<tr>
<th>Bit</th>
<th>1'2'3'4'5'6'7'8'9'10'11'12</th>
</tr>
</thead>
<tbody>
<tr>
<td>P3'P2'P1'0'0'P0'1'1'0'0'</td>
<td></td>
</tr>
</tbody>
</table>

The bits endorsed in the memory cells are composed of bit data of 8 with the parity bits. This could be placed in the corresponding positions as follows.

<table>
<thead>
<tr>
<th>Bit</th>
<th>1'2'3'4'5'6'7'8'9'10'11'12</th>
</tr>
</thead>
<tbody>
<tr>
<td>1'0'0'1'1'0'0'1'1'0'0'</td>
<td></td>
</tr>
</tbody>
</table>

Errors are checked correspondingly by giving the input and the output variations that be analyzed in the transient analysis as follow in results. With the XOR bit as in Fig [2] the bits operations are
\[ P_0 (3, 6, 7, 10, 11) = 0 \]
\[ P_1 (3, 5, 7, 9, 11) = 1 \]
\[ P_2 (9, 10, 11, 12) = 0 \]
\[ P_3 (5, 6, 7, 12) = 1 \]

Input to ckt clock: J K and output as Q. Using clock single errors are inserted in stage 1 that to identify and to test. Errors in the stages of initial shift register or memory cells won’t affect the cells final output. But in case the error in final stage is rectified only by using the complete reset signals. By using parallel operation errors are identified easily.

When the clock signal is low, master storage cell is transparent Slave drive the output Computational errors are identified using the slave operation. Pulse generator in circuit creates the small pulses this in turn creates the data to storage cell.

![Figure 3: Stage of error controlling circuit](image)

Fig [3] shows the circuit error controlling stage. A pulse generator creates pulse the incoming data to write in to the storage cell. Power at the feed is given by

\[ P_{rad} = \frac{P_T}{L_i} w \]  

(1)
\[ S_R = \frac{P_{\text{rad}}}{A_{\text{beam}}} = \frac{P_t}{L_t} \text{ w/m}^2 \]  

Combine the transfer gates with the various flip flop design to obtain the realized structure. It is designed according to the clocked device. Another using the pulse transfer gates. This result in operation of the master-slave thus operations of registers are determined. Transfer gates are used for the moving of data in and out of the system realization. This in turn used for the performance prediction. Also used for the determination of robust nature of devices. Soft errors are rectified by using this type of methods. Algorithm formula for calculating the paths:

\[ S_i^{(t)} = \left\{ x_p : || x_p - m_i^{(0)} ||^2 \leq \right\} \]

\[ \forall 1 \leq j \leq k \]

Delay value with each primary input are identified with the inputs to assign a timing value for all the paths connected to it to enhance circuit peak power of elements which are necessity and concurrently decrease the switching. This could be done using analyzing of the paths that have delay slack from the various paths in the register cell then utilize the stage value to reduce the number of extra stages that are simultaneously switching. Polynomial function for grouping the terms

\[ V_x = \left[ (V(i-1) + V(i-1)R0) / x \right] \mod G(y) \]

\[ V_x = \text{voltage variability} \]

\[ V = \text{difference voltage alongthe (i-1) terms} \]

Functional equivalent design by clock period is achieved and reduced power consumption of the devices be seen. Usage of register cells in the path delay in the system is analyzed using power consumed by the device.

4. SIMULATION RESULTS

In this section, the simulation of the proposed circuit is performed and evaluated the performance to show the better performance than the existing. The operation is performed with the output results as shown below. The results shows the given input voltage power of 0.5 Voltage which be treated as 1 in digital input. For this corresponding output produced is in the order of the (0, 1, 0, 1). From the two way of output we can analyze the reduction of the error and can see the reduced power.

Input to register part can be convolution ally encoded respective pulses with the input as long as be represented by the output. From the stages of the input the respective stages are noted out. In stage 1 if we detect the error, this be rectified in the stage 2 of the output states. In some case small errors in stage 1 can’t affect the final output of the device. Run time input pulses are mostly not given to all stages to avoid the errors at final stage.

Fig [4] and Fig [5] shows the transient analysis of transmitting and receiving section. Table [1] illustrate the performances of the proposed and existing system with the comparison in various parameters.

5. CONCLUSION

In this work, a new scheme has been presented for detecting and correcting the error and protected the data by using hamming code. It reduced the error and constructed the triple modular method based circuit with high reliability. Error detected and corrected in Each and every bit and also enhanced the bit error detection and it automatically decreased the function size of the system. Also it recovered the outcomes. The simulation
results show that the proposed scheme attained better performance compared than existing designs illustrated in the numerical performance values.

REFERENCES


